



## UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
 United States Patent and Trademark Office  
 Address: COMMISSIONER FOR PATENTS  
 P.O. Box 1450  
 Alexandria, Virginia 22313-1450  
 www.uspto.gov



Bib Data Sheet

CONFIRMATION NO. 4873

|                             |                                       |              |                        |                                    |
|-----------------------------|---------------------------------------|--------------|------------------------|------------------------------------|
| SERIAL NUMBER<br>10/710,874 | FILING DATE<br>08/10/2004<br><br>RULE | CLASS<br>326 | GROUP ART UNIT<br>2819 | ATTORNEY<br>DOCKET NO.<br>TI-38154 |
|-----------------------------|---------------------------------------|--------------|------------------------|------------------------------------|

APPLICANTS

Rajat CHAUHAN, Dehradun, INDIA;  
 Karthik G. Rajagopal, Bangalore, INDIA;

\*\* CONTINUING DATA \*\*\*\*\*

\*\* FOREIGN APPLICATIONS \*\*\*\*\*

IF REQUIRED, FOREIGN FILING LICENSE GRANTED  
 \*\* 09/16/2004

|   |  |                              |                        |                       |                            |
|---|--|------------------------------|------------------------|-----------------------|----------------------------|
| Foreign Priority claimed<br>35 USC 119 (a-d) conditions met | <input type="checkbox"/> yes <input checked="" type="checkbox"/> no<br><input type="checkbox"/> yes <input checked="" type="checkbox"/> no <input type="checkbox"/> Met after<br>Substantive | STATE OR<br>COUNTRY<br>INDIA | SHEETS<br>DRAWING<br>6 | TOTAL<br>CLAIMS<br>20 | INDEPENDENT<br>CLAIMS<br>4 |
|---|--|------------------------------|------------------------|-----------------------|----------------------------|

Verified and Acknowledged  
 Examiner's Signature: *[Signature]* Initials: *AT*

ADDRESS  
 23494  
 TEXAS INSTRUMENTS INCORPORATED  
 P O BOX 655474, M/S 3999  
 DALLAS , TX  
 75265

TITLE  
 Reducing Coupling Effect on Reference Voltages When Output Buffers Implemented with Low Voltage Transistors Generate High Voltage Output Signals

|                                   |   |  |
|-----------------------------------|---|--|
| FILING FEE<br><br>RECEIVED<br>856 | FEES: Authority has been given in Paper<br>No. _____ to charge/credit DEPOSIT ACCOUNT<br>No. _____ for following: | <input type="checkbox"/> All Fees<br><input type="checkbox"/> 1.16 Fees ( Filing )<br><input type="checkbox"/> 1.17 Fees ( Processing Ext. of time )<br><input type="checkbox"/> 1.18 Fees ( Issue ) |
|-----------------------------------|---|--|